

EDA playground

NewRunSave*Copy*

ResourcesCommunityHelpPlaygroundsProfile

Brought to you by DOULOS

Languages & Libraries

Testbench + Design

C++/SystemC

Libraries

None

SystemC 2.3.3

Tools & Simulators

Examples

using EDA Playground

VHDL

Verilog/SystemVerilog

UVM

EasierUVM

SVAUnit

SVUnit

VUnit (Verilog/SV)

VUnit (VHDL)

TL-Verilog

e + Verilog

Python + Verilog

Python + VHDL

Python Only

C++/SystemC

testbench.cpp

design.cpp

LogShare

[2026-08-29 08:16:56 UTC] g++ -o sim -lsystemc *.cpp && echo "compile done. starting run..." && ./sim

Compile done. Starting run...

Task1 Entered Critical Section at 1 s

Task1 Entered Critical Section at 4 s

Task1 Entered Critical Section at 7 s

SystemC 2.3.3-Accellera --- May 23 2020 14:33:56

Copyright (c) 1996-2018 by a11 Contributors,

ALL RIGHTS RESERVED

Done

233

javascript:void(0)

35°C Mostly sunny

Search

ENG IN

13:46 29-08-2026